Temperature Effect on the Linearity Performance of a CMOS Image Sensor

Fei Wang\textsuperscript{1} and Albert J. P. Theuwissen\textsuperscript{1,2}

\textsuperscript{1}Electronic Instrumentation Laboratory, Delft University of Technology, Delft 2628CD, The Netherlands
\textsuperscript{2}Harvest Imaging, Bree B-3960, Belgium

Abstract—This article focuses on the effect of the operating temperature of a CMOS image sensor (CIS) on the pixel performance, especially the linearity behavior. As the temperature increases, the value of the integration capacitor $C_{\text{FD}}$ in the floating diffusion (FD) region increases as well. Moreover, the gain of the in-pixel voltage buffer decreases. These two factors lead to a reduced value of the conversion gain. Due to an increase in the nonlinear part of the $C_{\text{FD}}$, the linearity of the CIS at a higher temperature will deteriorate. A digital calibration method proposed previously is used to improve the linearity of the CIS. Measurement results conducted on a prototype image sensor, designed with a 0.18-$\mu$m CIS technology, agree well with an updated analytical model of the CIS and demonstrate an efficient linearity improvement at different temperatures.

Index Terms—Electromagnetic wave sensors, calibration, CMOS image sensor (CIS), linearity, pixel, temperature.

I. INTRODUCTION

Recently, self-driving cars have become a topic of interest. Image sensors, which are the eyes of an autonomous vehicle, have experienced impressive growth [1]. However, this application brings challenges on the image sensor design. An image sensor with high speed, high dynamic range, and an excellent linearity should be able to withstand harsh temperatures due to complex driving environments, such as blazing sunlight and large temperature variations.

The imaging performance of the CMOS image sensor (CIS) is significantly affected by temperature, of which the most notable is the dark current, which is strongly temperature-dependent [2]. The temperature dependence of the full well capacity (FWC) in a CIS has also been discussed in [3]. Using an analytical model of the pinned photodiode, the authors successfully explained the FWC variations as a function of temperature and verified the conclusion through a test chip. Based on the bias current’s temperature characteristics of the pixel, a temperature compensation method is introduced in [4] to stabilize the output of the CIS against any temperature variations. However, the temperature effect on the linearity performance of the image sensors has not been well studied.

For image sensors used in autonomous vehicles, linearity is a crucial parameter, especially when the output signal strongly depends on the absolute measurements of the light input.

In our previous studies, a MATLAB model of the CIS [5] is proposed to assist the linearity analysis of the CIS. Furthermore, a digital calibration method is presented to improve the linearity performance of a prototyped CIS [6].

As introduced in [5], the linearity of the CIS is mainly constrained by the transfer function of the pixel, where the voltage gain of the voltage buffer and the integration capacitor in the pixel are two determining factors. Both factors have a complicated temperature dependence, which will be disused in the following section.

In this article, the temperature effects on the linearity characteristic of the CIS are analyzed. By adding the temperature model of the elements in the proposed model [5], it is possible to perform a temperature-dependent linearity modeling of the CIS. The analysis was experimentally verified by using two types of pixels, fabricated with a 0.18-$\mu$m commercial CIS technology. Measurement results are in line with the modeling results. The results also demonstrate an efficient linearity improvement at different temperatures with the assistance of the calibration method proposed in [6].

II. DEVICE UNDER TEST

The device tested in this article is a rolling-shutter CIS with a $128 \times 128$ pixel array, manufactured through a 0.18-$\mu$m CIS process [6]. The pixel array contains several types of pixel designs. A column amplifier provides a variable gain. Next, a single-slope analog to digital converter (ADC) converts the analog signal to a digital output. In this article, two types of pixels are selected to analyze the temperature characteristics. Pixel V1 is a linearity-optimized pixel, which uses an operational amplifier (OPA) in a closed-loop configuration to reduce the nonlinearity caused by the source follower (SF) in the 4 T pixel V2. Within a limited pixel size, pixel V1 achieved a better linearity at the cost of the fill factor and noise performance. Fig. 1 shows the row select (ROW) and reset transistors (RST) in both pixels, as well as the SF in pixel V2, which uses a transistor with a low threshold voltage $V_{th}$.

III. TEMPERATURE ANALYSIS

In a conventional 4 T pixel, the voltage gain of the SF $G_{SF}$ varies with the pixel output voltage $V_{PXX}$ [5], which leads to a pixel-related
Fig. 1. Schematic of the pixels V1 and V2.

nonlinear error, as follows:

\[ G_{SF} = \left( 1 + \frac{\gamma}{2 \cdot \sqrt{2 \varphi_F + V_{FIP}}} \right)^{-1} + \frac{\lambda_n \cdot \sqrt{T}}{\sqrt{2 \cdot \mu \cdot C_{ox} \cdot (W_{SF}/L_{SF}) \cdot (1 + \lambda_n \cdot (V_{DD} - V_{FIP}))}} \]  

(1)

where \( \mu \) is the carrier mobility; \( C_{ox} \) is the unit oxide capacitance; \( \lambda_n, W_{SF}, \) and \( L_{SF} \) are the channel-length modulation parameter, width, and length of the nMOS SF, respectively; \( \gamma \) defines the body-effect parameter; \( \varphi_F \) is the Fermi potential; \( V_{DD} \) is the power supply of the pixel; and \( I_s \) is the bias current.

More importantly, \( G_{SF} \) is temperature-dependent due to the temperature effects on the carrier mobility \( \mu \), voltage threshold \( V_{th} \), and bias current \( I_s \). The variation of the transistor’s mobility \( \mu \) as a function of the temperature is given by

\[ \mu(T) = \mu(T_0)(T/T_0)^{T_{C_M}} \]  

(2)

where \( T \) is the environment temperature, \( \mu(T_0) \) is the transistor’s mobility at room temperature \( T_0 \), and \( T_{C_M} \) is a negative temperature coefficient (TC) of the mobility, which leads to a decrease in mobility with a rise in temperature [7].

\[ V_{th} = V_{th0} + \gamma \cdot \left( \sqrt{2 \varphi_F + V_{SB}} - \sqrt{2 \varphi_F} \right) \]  

(3)

where \( V_{SB} \) is the source-bulk voltage, and \( V_{th0} \) is the threshold voltage value of the transistor when \( V_{SB} \) is zero. \( V_{th0} \) has a complex dependence on the transistor’s size, as reported in [8].

In (3), the Fermi potential \( \varphi_F \) and \( V_{th0} \) cause a temperature variation in \( V_{th} \). As given in (4), shown below, \( \varphi_F \) has a complex temperature dependence; it is directly proportional to temperature. Furthermore, it is related to the value of the material’s intrinsic carrier concentration \( n_i \) and impurity concentration of the substrate \( N_A \). Thus, we have

\[ \varphi_F = kT/q \ln(n_A/n_i) \]  

(4)

where \( k \) is the Boltzmann’s constant and \( q \) is the charge of an electron.

The intrinsic carrier concentration \( n_i \) also has a strong temperature dependence [7], given by

\[ n_i \propto T^{1.5} e^{-E_F/(kT)} \]  

(5)

To simplify the analysis, the temperature dependence of \( V_{th} \) is modeled with a linear function as follows:

\[ V_{th}(T) = V_{th}(T_0) + T_{CV_0}(T - T_0) \]  

(6)

where \( V_{th}(T_0) \) is the threshold voltage value at room temperature and the TC \( T_{CV_0} \) is related to the size of the transistor. For the transistor in the bias circuit with a size of 2 \( \mu m \times 2 \mu m \), the extracted \( T_{CV_0} \) is around −1.27 mV/°C.

When the bias transistor is working in saturation, the pixel’s bias current \( I_s \) is given by

\[ I_s = \frac{1}{2} \cdot \mu \cdot C_{ox} \cdot \frac{W}{L} \cdot (V_{GS} - V_{th})^2 (1 + \lambda_n \cdot V_{DS}) \]  

(7)

where \( W \) and \( L \) are the width and length of the bias transistor, respectively, and \( V_{GS} \) and \( V_{DS} \) are the gate-to-source and the drain-to-source voltages of the transistor, respectively.

\( I_s \) is related to the values of the carrier mobility \( \mu \) and \( V_{th} \), both of which are dependent on temperature. As a result, the variation of the current with temperature is complex. In the pixel circuit, a small bias current \( I_s \) is chosen such that the decrease of \( V_{th} \) with temperature is more influential than the decrease in mobility with temperature [9]; thus, \( I_s \) increases with a rise in temperature. The temperature dependence of \( I_s \) is given by

\[ I_s(T) = I_s(T_0)(1 + T_{CI}(T - T_0)) \]  

(8)

where \( I_s(T_0) \) is the current value at room temperature, and the TC \( T_{CI} \) is around 0.25%/°C based on a SPICE simulation.

Thus, it is clear that \( G_{SF} \) has a complicated temperature dependence. To simplify the analysis, replacing (1) by a linear function, we get

\[ G_{SF}(T) = G_{SF}(T_0)(1 + T_{CGSF}(T - T_0)) \]  

(9)

where \( G_{SF}(T_0) \) is the pixel’s gain at room temperature and the extracted TC \( T_{CGSF} \) is −0.029%/°C based on the SPICE simulation.

On the contrary, the gain of the voltage buffer in pixel V1 \( G_{OPA} \) does not vary with \( V_{FIP} \). It is only related to the open-loop gain of the amplifier \( A_{OPA} \) as follows:

\[ G_{OPA} = \frac{A_{OPA}}{1 + A_{OPA}} = \frac{g_{m,n}R}{1 + g_{m,n}R} = \left( 1 + \frac{1}{g_{m,n}R} \right)^{-1} \]  

(10)

where \( R \) is the equivalent output resistor of the OPA, \( g_{m,n} \) is the transconductance of the input transistors, \( r_m \) and \( r_p \) are the output resistors of the input and load transistors of the OPA, respectively, \( W_e \) and \( L_e \) denote the size of the input transistors, and \( \lambda_p \) is the channel-length modulation parameter of a pMOS transistor.

Similarly, the voltage gain of pixel V1 decreases with a rise in temperature due to the temperature dependence of the carrier mobility and bias current. It can be simplified as follows:

\[ G_{OPA}(T) = G_{OPA}(T_0)(1 + T_{CGOPA}(T - T_0)) \]  

(11)

where \( G_{OPA}(T_0) \) is the pixel’s gain at room temperature and \( T_{CGOPA} \) is the extracted TC, which is around −0.0075%/°C.

In this article, a temperature range of 25–100 °C is chosen due to the temperature range of the oven used in the measurement. The gain deviation between the modeled results, from (9) and (11), and the SPICE simulation results, over the whole temperature range, is less than 4% for both pixel structures.

The modeling results of the voltage buffer’s gain in pixels V1 and V2 versus \( V_{FIP} \) are shown in Fig. 2. Pixel V1 attains a constant gain. The output voltage of pixel V2 is lower than that of pixel V1 due to the SFs’ threshold voltage, when the power supply of the RST transistor.
$V_{\text{RST}}$ is set as 2.7 V. Furthermore, the gain variation of pixel V1 at different temperatures is also smaller than that of the 4 T pixel V2.

Subsequently, the temperature effects on the capacitor $C_{\text{FD}}$ are discussed. The 4 T pixel V2 is used to illustrate the temperature effect, which consists of several types of capacitances [5], [10] from different transistors, such as metal capacitance, junction capacitance, overlap capacitance, and gate–channel capacitance, as shown in Fig. 3.

$C_{\mu}$ represents the parasitic capacitance of the metal wires. $C_{\text{TX,ox}}$, $C_{\text{RST,ox}}$, and $C_{\text{SF,ox}}$ are the overlap capacitances of the TX, RST, and SF transistors, respectively. $C_{\text{SF,fr}}$ is the equivalent gate–source capacitance to the substrate of the SF, which changes with the SF’s gain due to the Miller effect, and can be expressed as follows:

$$C_{\text{SF,fr}} = C_{\text{SF,fr}}(1 - G_{\text{SF}}) = 2/3 \cdot W_{\text{SF}} \cdot L_{\text{SF}} \cdot C_{\text{ox}} \cdot (1 - G_{\text{SF}}).$$  \hspace{1cm} (12)

As presented in [5], $C_{\text{TX,fr}}$ is related to the channel overlap length $X_{\text{ox}}$ and width of the TX transistor $W_{\text{TX}}$. Similarly, $C_{\text{RST,fr}}$ depends on the channel overlap length $X_{\text{ox}}$ and width of the RST transistor $W_{\text{RST}}$. Thus, we have

$$C_{\text{TX,fr}} = X_{\text{TX}} \cdot W_{\text{TX}} \cdot C_{\text{ox}}; C_{\text{RST,fr}} = X_{\text{RST}} \cdot W_{\text{RST}} \cdot C_{\text{ox}}.$$  \hspace{1cm} (13)

$C_{\text{SF,fr}}$ consists of $C_{\text{SF,fr,SDS}}$ and $C_{\text{SF,fr,SDD}}$, which are the gate–source and the gate–drain overlap capacitances of the SF, respectively. $C_{\text{SF,fr}}$ is related to $G_{\text{SF}}$ as follows:

$$C_{\text{SF,fr}} = C_{\text{SF,fr,SDS}} + C_{\text{SF,fr,SDD}} = X_{\text{SF}} \cdot W_{\text{SF}} \cdot C_{\text{ox}} \cdot (2 - G_{\text{SF}}).$$  \hspace{1cm} (14)

From Fig. 3, the junction capacitances of the floating diffusion (FD) consist of the bottom-plate capacitance $C_{\text{FD,J}}$ and the side-wall capacitance $C_{\text{FD,SW}}$. $C_{\text{FD,J}}$ and $C_{\text{FD,SW}}$ are directly proportional to the diffusion area $A_{\text{FD}}$ and the perimeter of the FD region $P_{\text{FD}}$. Both capacitances are dependent on the voltage value at the FD node $V_{\text{PD}}$.

Thus, the junction capacitances vary with $V_{\text{PD}}$ and are given by

$$C_{\text{FD,J}} = \frac{C_{\text{J0}}}{(1 + V_{\text{PD}}/\psi_{b})M_{\text{J}}} \cdot A_{\text{FD}}; C_{\text{FD,SW}} = \frac{C_{\text{JSW0}}}{(1 + V_{\text{PD}}/\psi_{\text{BSW}})M_{\text{SW}}} \cdot P_{\text{FD}}$$  \hspace{1cm} (15)

where $C_{\text{J0}}$ is the zero-bias junction capacitance per unit area and $C_{\text{JSW0}}$ is the normalized capacitance per unit length; $\psi_{b}$ and $\psi_{\text{BSW}}$ are the built-in potentials of the bottom and side-walls’ junction capacitance, respectively; and $M_{\text{J}}$ and $M_{\text{SW}}$ are the junction grading coefficients of the bottom area and side-walls’ capacitances, respectively.

$C_{\text{PD}}$ consists of linear and nonlinear parts, which vary with $V_{\text{PD}}$. More importantly, $C_{\text{PD}}$ has a strong TC due to the temperature dependence on $G_{\text{SF}}$, $\psi_{b}$, $V_{\text{th}}$, and other parameters. To simplify the analysis, the linear polynomial functions are used to describe the temperature dependence of each component in $C_{\text{PD}}$.

In the simplified analytical model, the metal capacitance has a low TC, which could be regarded as independent of the temperature and voltage variations. $C_{\text{SF,fr}}$ has a negative TC $T_{\text{max,SF}}$. The overlap capacitance has a small TC $T_{\text{max,FD}}$, while the junction capacitances have a larger positive TC, which is around 0.25%/°C. Having the largest capacitance value and TC, the junction capacitance is dominant in the temperature variation of $C_{\text{PD}}$.

The modeling of $C_{\text{PD}}$ in pixel V1 is similar to that in the 4 T pixel. The modeling results for $C_{\text{PD}}$ of both pixels are shown in Fig. 4, where $C_{\text{PD}}$ decreases with the output voltage of the pixel. The average value of the capacitance is chosen as the modeled value of the $C_{\text{PD}}$ to calculate the final value of the conversion gain (CG). In both pixels, $C_{\text{PD}}$ has a positive TC.

**IV. MEASURED RESULTS**

The temperature characteristic of the CIS is included in the model by adding the temperature model of the components in the pixel’s model proposed in [5]. Measurement results conducted on the prototype image sensor, fabricated with a 0.18-$\mu$m CIS technology, are used to verify the above-mentioned analysis and the updated analytical model.

In the unity-gain configuration, pixel V1 realizes a larger CG than the 4 T pixel, as shown in Fig. 5(a); the lines with star marks represent the modeled results, and the lines with circle marks represent the measured results over the temperature range of 25–100 °C. When the temperature goes up, both pixels have a declined CG, mainly due to the increasing value of $C_{\text{PD}}$ and the decreasing value of the voltage.
buffer’s gain. As shown in Fig. 5(a), the measured results of the CG agree well with the modeled results.

In this design, the FD region determines the FWC value of the pixel, which increases with temperature due to the decreasing CG, while the voltage range of the ADC remains the same for all temperatures considered. The modeling results exhibit a good agreement with the measured results, as shown in Fig. 5(b). In [3], the authors also came to the same conclusion, explained from the standpoint of the increasing pinning voltage at a higher temperature.

The measured dark current of pixels V1 and V2 is 58 and 65 e⁻/s, respectively, at room temperature and rises exponentially with temperature. The doubling temperature is approximately 7–8 °C, which is similar to the results observed in other publications [11], [12].

When the temperature increases, the nonlinear part of CG increases and, thereby, deteriorates the linearity performance of the pixel [5]. In the nonlinearity measurement, the light intensity is fixed, while the exposure time of the CIS increases evenly. As shown in Fig. 6(a), the linearity deteriorates with increasing temperature for both types of pixels. Pixel V1 shows a superior linearity compared with the 4 T pixel V2 at all temperatures. The measured results, as shown in Fig. 6(b), after calibration, both pixels achieve a nonlinearity of less than 0.06% at 25 °C.

In [6], a digital calibration method is proposed to reduce the nonlinearity. The digital output of the CIS is used to predistort the ADC’s ramp code to calibrate the CIS at other temperatures; this is known as a “uniform calibration.” However, when the temperature rises, especially above 75 °C, the improvements are not as effective as the results at room temperature. This is mainly due to the fact that the extracted information of the capacitance–voltage characteristics of the CG at 25 °C is different, compared with what would be extracted at a higher temperature. Another group of measurements was carried out, wherein the corresponding transfer curve of the CIS at each specific temperature is used to calibrate the output of the image sensor at that specific temperature. This is called “separated calibration.” The measurement results show that with this specific temperature-dependent calibration code, the proposed digital calibration achieves excellent linearity over the whole temperature range.

In a future design, a temperature sensor would be implemented on-chip to realize a fully automatic linearity calibration by choosing the corresponding calibration code according to the measured temperature results.

V. CONCLUSION

Based on an updated analytical CIS model including temperature-dependence, the pixels’ behavior at different temperatures is explored. The measured results of a prototyped CIS agree well with the analysis. Furthermore, a digital linearity calibration method proves the validity of the linearity improvement when the temperature varies.

ACKNOWLEDGMENT

This work was supported by EC under project E450EDL.

REFERENCES


