

Fig. 2. Schematic of a pMOS-based SF pixel structure without body effect and the corresponding in-pixel transistors layout.

pMOS SF suffers from a more pronounced body effect and hence results a less-than-unity voltage gain, which ranges from 0.6 to 0.7 depending on the input level.

As shown in Fig.2, an effective approach to eliminate this undesirable body effect of an in-pixel SF is to employ a separated n-well for the SF transistor instead of sharing the common n-well with other in-pixel transistors [8]. Benefiting from this separation, the bulk terminal of the SF can be directly tied to the source terminal. Thus, the contribution of g_{mb} to the overall output trans-conductance of the SF could be ignored. As such, the voltage gain of a pMOS SF without body effect approaches unity. The simulation results show that the proposed SF structure achieves a -95m dB (0.988) voltage gain, which is nearly unity.

B. Column Amplifier Structure

Following the pixel-level SF readout structure, the CIS front-end signal conditioning in each column is performed by a switched-capacitor CDS amplifier, as shown in Fig.3. In order to achieve an input-referred noise level that is small enough compared to the pixel's output noise, an improved common-source cascode amplifier has been used as the OTA for the column amplifier.

A conventional common-source cascode stage is inherently single-ended and senses the voltage difference between the input node and the ground rail. Accordingly, any noise that appears on the ground rail will also be manifest at the output node. To address this problem, we propose to locally generate a ground rail with a column-level low-dropout (LDO) regulator for each column amplifier, so as to reject interference from the common ground. Due to the fact that the loading currents for this column-level LDO regulator are known and approximately constant, the scheme implementation of this regulator can be kept simple to fit the column pitch. A single-transistor-controlled (STC) LDO based on a flipped voltage follower [9] is adopted as the topology for the regulator as shown in Fig.4. When V_{OUT_REG} varies, M_C provides an error voltage at its drain, so as to control the drain current delivered by M_P and to regulate V_{OUT_REG} . With this control, the STC LDO is capable of providing sufficient loop gain and hence provides a PSRR to




Fig. 3. The column-parallel amplifier with CDS function.




Fig. 4. Common source cascode amplifier with local ground-rail regulator.

ground better than -38dB within the frequency range of interest according to the simulated results.

C. Implementation Details

To evaluate the proposed noise reduction techniques, a CIS pixel array has been divided into two sub-arrays, one of which is implemented with the conventional pMOS-based SF structure with body effect as the reference pixel, and the other with the proposed SF structure without body effect. Each sub-array contains $32(H) \times 64(V)$ pixels and features the same pixel pitch of $11\mu\text{m}$. Moreover, the size of the floating diffusion (FD) node and the studied SF transistors for both pixel sub arrays are identical in the layout.

The column-level switched-capacitor amplifier are placed at the bottom of the pixel array with $11\mu\text{m}$ pitch. To enhance the dynamic range of the column amplifier, a programmable gain function is implemented by including switchable input and feedback capacitors. Five gain levels ($\times 1$, $\times 2$, $\times 4$, $\times 8$, $\times 16$) are provided, among which the $\times 16$ gain step is designed to achieve the highest sensitivity and the best noise performance.

III. EXPERIMENT RESULTS

The test sensor with the proposed readout architecture has been fabricated in a $0.18\mu\text{m}$ CIS process technology. Fig.4 presents a micro-photograph of the prototype chip.




Fig. 5. Photograph of the prototype sensor.

Fig. 6 shows the measured plot of the noise variance as a function of the average output signal voltage value for both pixels. The conversion gain (CG) after the source follower for the reference pixel with body effect is $71\mu\text{V}/e^-$, while for the proposed pixel without body effect is $122\mu\text{V}/e^-$. As the measured resultant CG is not only determined by the FD capacitance but also is associated to the voltage gain of the source follower. The proposed SF structure improves the conversion gain after the in-pixel SF by 42% compared to the reference pixel.




Fig. 6. Conversion gain for pMOS source follower w/i and w/o body effect.




Fig. 7. Input-referred noise vs. column amplifier gain.

Temporal noise characterization has been done in dark and implemented by using the reset voltage as an input for the SF and keeping the transfer gate TG and the reset gate RST off during the measurement period. During the measurement, only correlated double sampling (CDS) was implemented. The RMS temporal noise is first measured by a board-level 16bit ADC and then referred to the electron domain by dividing it with the measured conversion gain. Fig.7 shows the input-referred noise voltage for proposed pixels as a function of the column-parallel amplifier gain. For the gain steps of 1 and 2, the proposed pixel structure improves the input-referred noise by 10%. As the gain step of the column amplifier increases, the difference of the noise levels between the two types of pixels becomes smaller, which indicates that the effectiveness of succeeding noise reduction by the high gain of the column amplifier becomes dominant. By adopting the proposed pixel structure and amplifier configuration, the prototype CIS features an input-referred noise of $1.1e^-$ with a column-level $\times 16$ analog gain.

IV. CONCLUSION

A CMOS image sensor targeted for low noise applications has been presented. It adopts various techniques both at pixel level and column level, including in-pixel nearly unity gain pMOS-based source followers and improved column-parallel amplifiers. By connecting the body terminal to the source, the loss of voltage gain from unity has been avoided for the in-pixel source follower. A single-ended cascode amplifier with ground-rail regulation is employed to achieve a better PSRR to ground. The prototype sensor with proposed readout architecture reaches a $1.1e^-$ input-referred temporal noise with a column-level $\times 16$ analog gain.

REFERENCES

- [1] M. Sakakibara, *et al.*, "A High-Sensitivity CMOS Image Sensor With Gain-Adaptive Column Amplifier," *IEEE J. Solid-State Circuits*, vol. 40, no. 5, pp. 1147-1156, May 2005.
- [2] E. Stevens, *et al.*, "Low-crosstalk and Low-Dark-Current CMOS image sensor technology using a Hole-Based Detector," in *Proc. ISSCC Dig. Tech. Papers*, 2008, pp. 60-61, 595.
- [3] G. Yang, *et al.*, "BSI Low Light Level CMOS Image Sensor Employing P-type Pixel", in *Proc. IISW*, Snowbird, USA, 2013.
- [4] B. Mandy, *et al.*, "A low-noise, P-type, vertically-pinned and back-side-illuminated pixel structure for image sensor application", in *Proc. IISW*, Vaals, the Netherlands, 2015.
- [5] A. Boukhayma, *et al.*, "Temporal Readout Noise Analysis and Reduction Techniques for Low-Light CMOS Image Sensor", *IEEE Trans. Electron Dev.*, vol. 63, no. 1, pp. 72-78, January 2016.
- [6] T. Christen, "A 15-bit $140\mu\text{W}$ scalable-bandwidth inverter-based $\Delta\Sigma$ modulator for a MEMS microphone with digital output", *IEEE J. Solid-State Circuits*, vol. 48, no. 7, pp. 1605-1614, July 2013.
- [7] D. Binkley, *Tradeoffs and Optimization in Analog CMOS Design*: John Wiley & Sons Ltd, 2008, ISBN 978-0-470-03136-0, pp.121-122.
- [8] B. Razavi, *Design of Analog CMOS Integrated Circuits*: McGraw-Hill, 2001, ISBN 0-07-118815-0, pp. 231-232.
- [9] T. Man, *et al.*, "Development of Single-Transistor-Control LDO Based on Flipped Voltage Follower for SoC", *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 5, pp. 1392-1401, June 2008.